# A circuit synthesis technique based on network determinant expansion

Vladimir Filaretov Department of Electrical Engineering Ul'yanovsk State Technical University Ul'yanovsk, Russia e-mail: vvfil@mail.ru Konstantin Gorshkov Department of Electrical Engineering Ul'yanovsk State Technical University Ul'yanovsk, Russia e-mail: <u>K.Gorshkov@ulstu.ru</u> Alla Mikheenko Department of Medicine Ul'yanovsk State University Ul'yanovsk, Russia e-mail: lluvia@bk.ru

*Abstract* — In this paper we present a simple technique of analog electronic circuits synthesis by means of a linear representation. The approach is based on generalized parameter extraction method. It describes the procedure for developing the circuit topology both for passive or active circuits. The input data for the proposed synthesis method are the arbitrary network function approximated in polynomial form and specified elements set. In contrast to other synthesis approaches the proposed technique provides the realization of full set of equivalent circuits and allow to choose the best circuit solutions by various criteria. Experiments conducted on the low-pass filter design demonstrate the simplicity and effectiveness of synthesis method.

Keywords - circuit synthesis, network function, symbolic circuit analysis, network determinant.

#### I. INTRODUCTION

Analog circuits are of great importance in electronic system design since every process in material world has an analog nature. Most of electronic circuits deploy analog networks as essential building blocks. But unlike digital design, analog design mainly rests on the expertise of specially trained experts. The design process is an exhaustive, knowledgeintensive and iterative task that takes considerable time even by experienced designers. That is why analog-based CAD tools develop very slowly as compared to the digital ones [1].

Circuit synthesis is defined as the process of constructing circuits that satisfies the desired performance specifications. The goal of analog circuit synthesis tools is to eliminate most tedious tasks. The main problem of automation synthesis technique is to evolve the circuit topologies and obtain the best one. It is obvious that the circuit design is an ambiguous task. So it is desirable that the circuit synthesis techniques can evolve and maintain the full set of possible circuit solutions.

Techniques for analog circuit design automation appeared about four decades ago. These methods incorporated heuristics [2], knowledge-bases [3, 4], simulated annealing [5], and evolutionary computation [6, 7]. Unfortunately all of them have some limits for circuit topologies and cannot provide the full set of possible circuit solutions in general case.

In this paper we propose a new method of evolving analog electronic circuits by means of a linear representation providing the realization of the full equivalent circuits set corresponding to the given polynomial network function. The approach is based on symbolic circuit analysis technique named «generalized parameter extraction method» [8, 9]. Section II describes the proposed circuit synthesis technique. Section III demonstrates the effectiveness of the synthesis method by means of low-pass filter design example. The conclusion is finally drawn in Section IV.

#### II. DESCRIPTION OF THE SYNTHESIS TECHNIQUE

The proposed circuit synthesis approach is shown in Fig. 1. The input data for the synthesis technique are the specified elements set and rational expressions N(p) and D(p) of the arbitrary network function approximated in polynomial form

$$S(p) = \frac{N(p)}{D(p)} = \frac{a_n p^n + a_{n-1} p^{n-1} + \dots + a_0}{b_n p^n + b_{n-1} p^{n-1} + \dots + b_0},$$
 (1)

where N (p) is the determinant of the circuit, in which the independent source and arbitrary response are replaced by nullor, and D(p) is the determinant of the circuit, in which the independent excitation and the arbitrary response are zero [10].

Also we can use the synthesis specifications: the elements number of each type that should be used in synthesis process or some of the optimal number criteria of elements: a)  $C \rightarrow \min$ ; b)  $L \rightarrow \min$ ; c)  $R \rightarrow \min$ ; d) controlled sources (CS) $\rightarrow \min$ .

The individual aspects of synthesis stages are detailed in the following subsections.

#### A. Expansion of network function denominator

The network function denominator can be expanded until the determinant of the simplest circuit (Fig. 2) will be derived

$$D_{n} = b_{n}p^{n} + D_{n-1}, \quad D_{n-1} = b_{n-1}p^{n-1} + D_{n-2}, \dots,$$
$$D_{1} = b_{1}p + D_{0}, \quad D_{0} = b_{0}, \quad (2)$$

where  $D_0, D_1, ..., D_{k-1}$  are subcircuits determinants of designed circuits that corresponds with expression  $D_n$ . The expression number in expansion (2) is equal to amounts of reactive elements in the corresponding subcircuit.

So the result of expansion (2) will be the expression D1 or D0. The circuit the determinant of which corresponds with this expression we name as the initial circuit. It is obvious that D1 is the determinant of the circuit consisting only of one reactive element and D0 is the determinant of the circuit consisting of nonreactive elements.



Fig. 2. The initial circuits and their determinants

### B. Selection of the initial circuit

If the types of the elements in the desired circuits are specified, then the initial circuit can be chosen in accordance with the following rules: 1) if coefficients  $b_0 \neq 0$ ,  $b_1 \neq 0$ , the initial circuits chosen from Fig. 2 are (a)–(f); 2) if coefficients  $b_0 \neq 0$ ,  $b_1=0$ , the initial circuits chosen from Fig. 2 are (g) or (h); 3) if coefficients  $b_0 = 0$ ,  $b_1 \neq 0$ , the initial circuits chosen from Fig. 2 are (i) or (j).

#### C. Circuits topologies synthesis process

1) Connection of the new element. When the initial circuit is defined we can try to connect any of two-ports or controlled

sources from specified elements set to this topology. There are four ways of elements connection: in series, in parallel, as short-circuit or as an open loop. The CS will be connected as a system of two-ports: the source and the controlled signal are injected in the circuit together.

2) Fitness check by means of generalized parameter extraction method. The determinants of obtained circuits with new element included may corresponds to the expressions of expansion (2) numbers of which are equal to reactive elements amounts. This kind of circuits we name as correct circuits. For example, for the expression  $D_2 = b_2p^2 + b_1p - b_0$  the polynomial coefficients of correct circuits determinants must be  $b_0 < 0$ ,  $b_1 > 0$ ,  $b_2 > 0$ . The process of selection of corrected circuits by means of comparison of symbolic determinant coefficients with the coefficients of expressions from expansion (2) we consider as fitness check.

The most convenient analysis approach for the fitness process is a generalized parameter extraction method, because it provide the obtaining of symbolic circuit determinants in rational polynomial form.

The calculation procedure of the circuit determinants is based on the recursive usage of the parameter extraction formula which generalizes the Feussner's equations [11, 12]:

$$\Delta = \chi \Delta(\chi \to \infty) + \Delta(\chi = 0) \tag{3}$$

where  $\chi$  is a parameter of arbitrary circuit element,  $\Delta(\chi \rightarrow \infty)$ and  $\Delta(\chi = 0)$  corresponds to the determinants of the circuit matrix in which the parameter of extracted elements  $\chi \rightarrow \infty$  or  $\chi = 0$  respectively.

In case when  $\chi \rightarrow \infty$  the selected element must be omitted from the circuit if  $\chi$  is an impedance, and replaced by a short or by a nullor if  $\chi$  is a conductance or a controlled source correspondingly. In case when  $\chi = 0$  the selected element must be replaced by a short if  $\chi$  is an impedance, and deleted if  $\chi$  is a conductance. If the selected element is a CS then in case when  $\chi = 0$  voltage source and controlling current must be replaced by a short, but current source and controlling voltage must be deleted.

After the removal all passive and active elements from circuit by means of formula (3) the residual circuit will consist of one of two-ports as shown in Fig. 2, (a)–(d) and Fig. 2, (g)-(j) or a number of oriented nullors (Fig. 2, (e)–(f)) [13, 14]. The determinant of nullors circuit can be equal to 0 or  $\pm 1$ . It can be used to determine the sign of the determinants. The choice of the sign depends on the orientation of the nullator and norator. If these elements have got the same orientation the sign will be positive. In the opposite case the sign will be negative [8, 9].

The generalized parameter extraction method is an effective tool for circuit symbolic analysis [8, 9, 15] and synthesis [16, 17]. The method has been realized in the symbolic circuit analysis program CIRSYM (<u>http://intersyn.narod.ru/scad.htm</u>) that used for the automatization of the fitness check process.

Suppose that we include some element to the initial circuit that correspond to expression D0, and obtain the correct circuits that fits to D1. Then we can connect the element of another type to each of the obtained correct circuits and find the set of topologies that may include the correct circuits corresponding to D2. The faulty circuits must be omitted. In case when the including of the element of one type does not provide the obtaining of any correct circuit at all we should try again with another element type. We recommend the including of two-ports in first order. It is desirable that two-ports of different types should be connected one by one. Then obtained circuit solutions will be optimal by reactive elements amount in the consequence of expansion (2). Of course, it is possible to add more reactive elements in circuit as capacitors loops or inductances sections if necessary.

3) Search and omit the isomorphic topologies. If we continue the elements connection checking new circuits step by step we'll finally find the full set of correct circuits that fit with the denominator of (1) [17]. Of course if that kind of circuits will ever exist. But some of these circuits may be isomorphic. So it is necessary to find and omit such circuits every time after a new element is included [17]. The obtaining of the set of non-isomorphic circuits equivalent by network determinant and by the elements amount will be the successful solution of the circuit topologies synthesis process.

#### D. Search the input and output of correct circuits

If we search the input and output of every circuit that fit to the expression  $D_n$  in accordance with the type of the network function (1) then the correct circuits from the obtained set will be the equivalent by network function. This procedure can be done by means of connecting some voltage (current) source as input and an ideal voltmeter (ammeter) as output to the circuit.

#### E. Search and omit the faulty topologies

The faulty topologies must be defined in accordance with the following criteria: a) the topologies can be bisected by deleting of one node; b) the topologies include the shortcircuits or open loops; c) the topologies include faulty connected CS (the parameter of CS will be omitted from the symbolic network function, so the circuit can be corrected formally, but will not work properly); d) the topologies include the CS that is not connected to the ground node.

#### F. Selection of optimal circuit solutions

The optimal circuit solutions must be defined by following procedures: 1) parameters synthesis by solving the system of nonlinear equations; 2) gain-frequency and phase(-response) characteristics analysis; 3) symbolic tolerances analysis [15].

The proposed method has been realized in the circuit synthesis program InterSyn (<u>http://intersyn.narod.ru</u>) as a part of the software tool SCADS. The experiments with program have shown that the full set of non-isomorphic circuits equivalent by polynomial network function may include some circuits equivalent by symbolic network function as well. We have determined that this is possible only when the elements set involve CS of dual types (the voltage source will be dual for current source, and the controlled voltage will be dual for controlled current). On other hand there is no way to obtain the non-isomorphic circuits with the same symbolic network function if the elements set consist only of the resistance and reactance elements.

## III. SYNTHESIS EXAMPLE

In this section we present the example of high-pass filter synthesis as an illustration of simplicity and effectiveness of proposed method. Suppose that our task is to evolve the circuit with certain gain-frequency characteristic and phase characteristic that can be approximated by means of polynomial function:

$$S(p) = p^{3} / (p^{3} + 10^{3} p^{2} + 5 \cdot 10^{5} p + 10^{8}).$$
 (4)

Let's transform the function as follows and make the denominator expansion:

$$S(p) = 10^{-8} p^3 / (10^{-8} p^3 + 10^{-5} p^2 + 0.005 p + 1) . \tag{5}$$

$$D_0 = b_0, D_1 = b_1 p + D_0, D_2 = b_2 p^2 + D_1, D_3 = b_3 p^3 + D_2.(6)$$

Suggest that the specified elements set consist of resistors, capacitors and two operational amplifiers. So, by means of the rules 1–3 we can choose the one of topologies from Fig. 2, (a) or (c) as the initial circuit. Then in accordance with block-scheme in Fig. 1 the circuit synthesis process deals with including of new elements from specified set and with fitness check of obtained circuits as it shown in Table I. After the search of input and output we obtained the optimal topologies of the third-order Bessel high-pass filter.

Elements values can be estimated by means of solution of the component equations system:

$$R_1R_2R_3C_1C_2C_3=10^{-8}$$
,  $C_2(C_1R_1R_3+R_3C_3R_2)+C_3R_3C_1R_1=10^{-5}$ ,  
 $C_2R_3+C_3R_3+C_1R_1=0.005$ .

The values obtained by means of InterSyn:  $R_1=2.4k\Omega$ ,  $R_2=3.4k\Omega$ ,  $R_3=1.3k\Omega$ ,  $C_1=C_2=C_3=100$ nF. The gain-frequency and phase(-response) characteristics of the given polynomial function (4) (red line) and the obtained network function (blue line) are shown in Fig 3.



Fig. 3. The gain-frequency (a) and phase(-response) (b) characteristics

#### V. CONCLUSIONS

We have presented a technique of circuit synthesis based on generalized parameter extraction method. Unlike the other synthesis approaches the proposed method provides realization of full set of electronic circuits equivalent by polynomial network function. There is no any limitation by linear elements type or by network function type. The selection criterion of the best circuit solutions has been offered. The proposed method can be useful for analog circuit design of electronic devices of different kind (filters, oscillators, amplifiers, and many others).

TABLE I. E	EXAMPLE OF THE	HIGH-PASS F	ILTER SY	NTHESIS
------------	----------------	-------------	----------	---------

Stago	1	2	2	4	5		
Stage	1	2	3	4	3		
Included element	$C_1$	$R_2$	$\mathcal{C}_2$	$R_3$	$C_3$		
Corrected circuits		$\begin{array}{c} \hline C_1 \\ \hline \\ \\ \hline \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ $	$C_1 \xrightarrow[R_1]{} C_2 \\ \hline C_2 \\ \hline$	$C_1 \xrightarrow[R_1]{} C_2 \xrightarrow[R_2]{} R_3$	$C_1 \xrightarrow{R_1} C_2 \xrightarrow{C_3} R_3$		
Network determinant	$\begin{array}{c} D_1 = \\ pC_1R_1 \\ +1 \end{array}$	$D_1 = pC_1R_1R_2 + R_1 + R_2$	$D_2 = p^2 C_2 C_1 R_1 R_2 +p(C_2(R_1+R_2)+ C_1 R_1)+1$	$D_{2}=p^{2} C_{2}C_{1}R_{1}(R_{2}+$ $R_{3})+p(C_{2}(R_{1}+R_{2}+$ $R_{3})+C_{1}R_{1})+1$	$D_{3}=p^{3}C_{1}R_{1}C_{2}C_{3}R_{2}R_{3}+p^{2}(C_{1}(R_{1}(C_{2}(R_{2}$ +R_{3})+C_{3}R_{3}))+C_{2}(C_{3}((R_{1}+R_{2})R_{3})))+ p(C_{1}R_{1}+C_{2}(R_{1}+R_{2}+R_{3})+C_{3}R_{3})+1		
Stage		6 7					
Included element	$OpAmp_1$			OpAmp <sub>2</sub>			
Corrected circuits	$C_1$		$\begin{array}{c} C_2 \\ \hline \\ R_3 \\ \hline \\ R_2 \\ \hline \\ R_1 \\ \hline \\ R_1 \\ \hline \\ R_1 \\ \hline \\ R_2 \\ \hline \\ R_2 \\ \hline \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ $				
Network determinant	$\begin{array}{l} D_{3} = \ p^{3} \ C_{2}R_{3}C_{3}R2C_{1}R_{1} + \ p^{2} \ (C_{2}(R_{3}C_{3}R_{2} + C_{1}R_{1}) + \\ C_{3}(R_{2} + R_{3})C_{1}R_{1}) + p(C_{2}R_{3} + C_{3}(R_{2} + R_{3}) + C_{1}R_{1}) + 1 \end{array}$			$\begin{split} D_3 &= p^3 \ C_2 C_1 R_1 R_3 C_3 R_2 + p^2 \ (C_2 (C_1 R_1 R_3 + R_3 C_3 R_2) + C_3 R_3 C_1 R_1) + p (C_2 R_3 + C_3 R_3 + C_1 R_1) + 1 \end{split}$			
Stage	8						
Included element	V <sub>in</sub> and V <sub>out</sub>						
Third-order Bessel high-pass filter	$V_{in} \underbrace{\bigcirc}_{R_1} \underbrace{\bigcirc}_{R_2} \underbrace{\bigcirc}_{R_2} \underbrace{\bigcirc}_{R_3} \underbrace{\bigcirc}_{R_3} \underbrace{\bigcirc}_{R_4} \underbrace{\bigcirc}_{R_4} \underbrace{\bigcirc}_{R_5} \underbrace{O_{R_5} \underbrace{O_{R_5} \underbrace{O_{R_5} \underbrace{O_{R_5} \underbrace{O_{R_5} O_{R_$						
Network function		$p^{3} R_{2}C_{1}R_{1}C_{3}R_{3}C_{2} / p^{3} R_{2}C_{1}R_{1}C_{3}R_{3}C_{2} + p^{2} (C_{2}(C_{1}R_{1}R_{3} + R_{3}C_{3}R_{2}) + C_{3}R_{3}C_{1}R_{1}) + p(C_{2}R_{3} + C_{3}R_{3} + C_{1}R_{1}) + 1 = 0$					

#### REFERENCES

- R. A. Rutenbar, G. G. E. Gielen, and B. A. Antao. Computer-Aided Design of Analog Integrated Circuits and Systems. Wiley-IEEE Press, May 2002.
- [2] G.J. Sussman and R.M. Stallman, "Heuristic Techniques in Computer-Aided Circuit Analysis," IEEE Trans, on Circuits and Systems, CAS-22, no. II, pp. 857–865, 1975.
- [3] S.K. Gupta and M.M. Hasan, "KANSYS: a CAD tool for analog circuit synthesis," in Proc. of Ninth International Conference on VLSI Design, pp. 333 – 334, 1996.
- [4] X. Wang and L. Hedrich, "An approach to topology synthesis of analog circuits using hierarchical blocks and symbolic analysis," in Proceedings of the 2006 Asia and South Pacific Design Automation Conference (ASP-DAC '06), pp. 700–705, 2006.
- [5] Sim E.S. Ochotta, R.A. Rutenbar, and L.R. Carley, "Synthesis of High-Performance Analog Circuits in ASTRX/OBLX," IEEE Trans. Computer-Aided Design, vol. 15, pp. 273–294, 1996.
- [6] S. P. Colombano and J. D. Lohn, "Automated analog circuit synthesis using a linear representation," Lecture Notes in Computer Science, no. 1478, pp. 125–133, 1998.
- [7] E. Tlelo-Cuautle, I. Guerra-Gómez, M.A. Duarte-Villaseñor, G. Luis de la Fraga, G. Flores-Becerra, G. Reyes-Calgado, C.A. Reyes-Garcia, and G. Rodriguez-Gomez, "Applicatons of evolutionary algorithms in the design automation of analog integrated circuits," Journal of applied sciences, - no. 10 (17), pp. 1859–1872, 2010.
- [8] V.V. Filaretov and A.S.Korotkov, "Generalized parameter extraction method in symbolic network analysis," in Proc. ECCTD, Kraków, Poland, vol. 2, pp. 406–409, Sept. 2003.

- [9] V.V. Filaretov and A.S. Korotkov, "Generalized parameter extraction method in case of multiple excitation," in Proc. 8th Int. Workshop on Symbolic methods and applications to circuit design, Wroclaw, Poland, pp.8–11, Sept. 2004.
- [10] J.Braun, "Topological analysis of networks containing nullators and norators," Electronics letters, vol.2, no. 11, pp. 427–428, Nov. 1966.
- [11] W. Feussner, "Ueber Stromverzweigung in netzformigen Leitern," Annalen der Physik, vol. 9, no. 13, pp. 1304–1329, 1902.
- [12] W. Feussner, "Zur Berechnung der Stromstarke in netzformigen Leitern," Annalen der Physik, vol. 15, no. 12, pp. 385–394, 1904.
- [13] M.E.Parten and R.H.Seacat, "Topological analysis of networks containing nullators and norators using residual networks," in Proc. 23th annual Southwestern IEEE conference and exhibition, Houston, Texas, USA, pp. 39–42, April 1971.
- [14] R.Hashemian, "Symbolic representation of network transfer functions using norator-nullator pairs," Electronic circuits and systems, vol.1, no.6, pp.193–197, Nov. 1977.
- [15] Filaretov and K.S. Gorshkov, "The Generalization of the Extra Element Theorem for Symbolic Circuit Tolerance Analysis," Journal of Electrical and Computer Engineering, vol. 2011, Article ID 652706, 5 p, April 2011.
- [16] V.V. Filaretov and K.S. Gorshkov, "Transconductance Realization of Block-diagrams of Electronic Networks," in Proc. of International Conference on Signals and Electronic Systems (ICSES'08), Krakow, Poland, pp. 261–264, Sept. 2008.
- [17] V.V. Filaretov and K.S. Gorshkov. Network synthesis by means of circuit approach. LAP LAMBERT Academic Publishing GmbH & Co. KG, 2011.